kvisc/vm/in/instrs.h

104 lines
4.8 KiB
C
Raw Normal View History

2019-05-30 12:44:56 +02:00
// The OS/K Team licenses this file to you under the MIT license.
2019-05-15 21:56:42 +02:00
// See the LICENSE file in the project root for more information.
2019-05-15 21:47:08 +02:00
2019-06-05 12:53:09 +02:00
#include <pc/arch.h>
2019-06-06 22:07:34 +02:00
#include <in/flags.h>
2019-06-05 12:53:09 +02:00
#include <in/arch_i.h>
2019-05-15 21:47:08 +02:00
2019-06-13 15:00:48 +02:00
//----------------------------------------------------------------------------//
2019-06-13 16:27:33 +02:00
#define DECV(v, p) \
2019-06-12 15:30:35 +02:00
ulong v; \
2019-06-13 16:27:33 +02:00
GETV(v, p)
#define GETV(v, p) \
2019-06-12 15:30:35 +02:00
if (ACC_FMT_IS_MEM(p->type)) \
v = readmem(ctx, p->addr, p->mlen); \
else v = p->val
2019-06-13 16:27:33 +02:00
#define DECVZX(v, p) \
2019-06-13 15:00:48 +02:00
ulong v; \
2019-06-13 16:27:33 +02:00
GETVZX(v, p)
#define GETVZX(v, p) \
2019-06-13 15:00:48 +02:00
if (ACC_FMT_IS_MEM(p->type)) \
v = readmemzx(ctx, p->addr, p->mlen); \
else v = p->val
//----------------------------------------------------------------------------//
2019-06-12 15:30:35 +02:00
2019-05-15 22:08:37 +02:00
#define IMPL_START_0(name) \
2019-07-09 21:02:26 +02:00
uint i_##name(ctx_t *ctx, acc_t *p1, acc_t *p2, acc_t *p3, \
2019-07-01 21:46:36 +02:00
ulong *r1, ulong *r2, ulong *r3) \
2019-05-30 20:23:27 +02:00
{
2019-05-15 22:08:37 +02:00
2019-05-15 21:47:08 +02:00
#define IMPL_START_1(name) \
2019-07-09 21:02:26 +02:00
IMPL_START_0(name) \
2019-06-13 16:27:33 +02:00
DECV(v1, p1);
2019-05-15 21:47:08 +02:00
#define IMPL_START_2(name) \
2019-07-09 21:02:26 +02:00
IMPL_START_1(name) \
2019-06-13 16:27:33 +02:00
DECV(v2, p2);
2019-05-16 16:48:45 +02:00
2019-07-04 20:33:49 +02:00
#define IMPL_START_2_ONLY(name) \
2019-07-09 21:02:26 +02:00
IMPL_START_0(name) \
ulong v1; \
2019-07-04 20:33:49 +02:00
DECV(v2, p2);
2019-07-01 21:46:36 +02:00
#define IMPL_START_3(name) \
2019-07-09 21:02:26 +02:00
IMPL_START_2(name) \
2019-07-01 21:46:36 +02:00
DECV(v3, p3);
2019-07-04 20:33:49 +02:00
//----------------------------------------------------------------------------//
#define IMPL_END \
return 0; \
}
2019-06-06 22:07:34 +02:00
2019-05-15 21:47:08 +02:00
#define IMPL_OUT \
2019-06-12 15:47:11 +02:00
*r1 = v1; \
2019-06-07 22:23:38 +02:00
return 1; \
2019-05-30 20:23:27 +02:00
}
2019-05-15 21:47:08 +02:00
2019-07-04 20:33:49 +02:00
#define IMPL_OUT_ZSF \
SET_ZSF(v1); \
IMPL_OUT
2019-06-05 22:59:32 +02:00
#define IMPL_OUT_2 \
2019-06-12 15:47:11 +02:00
*r1 = v1; \
*r2 = v2; \
return 2; \
2019-06-05 22:59:32 +02:00
}
2019-07-01 21:46:36 +02:00
#define IMPL_OUT_3 \
*r1 = v1; \
*r2 = v2; \
*r3 = v3; \
return 3; \
}
2019-07-04 20:33:49 +02:00
//----------------------------------------------------------------------------//
#define ALU_GET_SRCS() \
ulong src1, src2; \
if (p3) { \
src1 = v2; \
GETV(src2, p3); \
} else { \
src1 = v1; \
src2 = v2; \
}
2019-05-16 16:48:45 +02:00
2019-06-13 15:00:48 +02:00
//----------------------------------------------------------------------------//
2019-05-30 20:23:27 +02:00
2019-05-16 16:48:45 +02:00
#define CHK_SUPERV() \
do { \
2019-07-11 18:34:21 +02:00
if ((R(CR0) & UF) > 0) { \
2019-05-16 16:48:45 +02:00
_except(ctx, E_SYS, "Supervisor-only INSTR"); \
} \
} while (0)
2019-05-15 21:47:08 +02:00
2019-06-13 15:00:48 +02:00
//----------------------------------------------------------------------------//